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This thesis huilds a simulation model of a tactical
fire control system in a real time environment, using a
tightly connected multi-processing system consisting of two
single hoard computers. The additional hardware used in
this project consists of an ADM-3A video terminal with a
"built-in retrographics feature, an MDS microprocessor
development system, an analog-to-digi tal conver-
ter, and two sets of triplet potentiometers. The poten-
tiometers are used to feed analog information ahout own-
ship, targetship, and gun position to the simulation model,
which then evaluates and computes projected target
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To this date, many tactical control and decision
systems have heen designed and implemented in various
places, where the nature of the job required fast response
and decision making. The NTDS (Navy Tactical Decision
System), for instance, is one such system implemented for
U.S. Navy ships in 1962, and is still in use today, with
recent hardware modifications.
The revolutionary developments in the LSI (Large Scale
Integration) and VLSI (Very Large Scale Integration)
industries during the period from 1972 to 1983 have made
the costs of computing much less expensive than the costs
of yesterday's systems. Today's products, which are "based
on these innovations in large scale integration, have
proved to he more reliable and more versatile than the old
systems, and they can also lie tailored to the needs of
whatever the nature of the requirements may he. The
serviceability, availability and inexpensiveness of these
products, in addition to the above-mentioned features,
offer both the designers and the implementers an




Many terms used in this thesis are registered trade-
marks of commercial products. Rather than citing each
individual occurance of a trademark throughout this thesis,
all registered trademarks referred to in this thesis will
he listed "below, following the name of the firm holding the
trademark.
Intel corporation, Santa Clara, California:
Intel, Intel 80e6, iSEC 86/12A, MULTIBUS, MDS
Digital Research Corporation, Pacific Grove,
California:
CP/M, CP/M-86, PL/I-60, PL/I-86, TED, RASM-86,
LINK-86, DDT-86
EX-CELL-0 Corporation, Irvine, California:
REMEX Data Warehouse
MicroPro International, San Rafael, California:
Wordstar
Micropolis Corporation, Chatsworth, California:
Micropolis
Lear Siegler, Inc., Anaheim, California:
ADM-3A
C. PURPOSE OF THIS THESIS
The purpose of this thesis is to create a simulation
model for real time tactical systems which can he used to
study the following features:
1. Multiprocessor system real time performance*





In order to carry out these objectives, certain
hardware changes had to be made. The real time
applications necessitate the existence of an interrupt-
driven configuration originating from an accurate timer.
The interconnections and the appropriate initializations,
both in the timing (PIT) and the interrupt (FIC) circuits,
were made on the iSBC 86/12A board, to give the required
real time clock. After achieving the desired form cf
operation, the real time executive module (which
synchronizes the operation of the simulation system
programs) was tested in an interrupt-driven environment.
After testing out both the real time executive and most of
the simulation system programs, the individual execution
times of the simulation system programs were measured with
the aid of TIMES. AID, an %INCLUDE file (see Apppendix F).
It was intended to utilize two iSBC 86/12A single board
computers in order to study the real time performance of a
tightly connected multiprocessing scheme. The Intel MDS
(Microprocessor Development System) allows the configura-
tion of such an expansion, through its 20 bit MULTIBUS
backplane. It was also planned to write the required
software to prevent a single point failure and to gain a
"graceful degradation" in the case of a malfunction in any
of the single board computers.
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The ADM-3A video terminal, with its built-in Retro-
graphics unit, was utilized for graphics display purposes.
The Retrographics card contains a Z-80A eight bit
microprocessor. This allows the computations for high
precision graphics to be done by the video terminal. That
improves the efficiency by removing much of the overhead
from the iSEC 86/12A single board computers. The
Retrographics unit can also make drawings and erasures
selectively. This improves the display time, which might
be lost due to total erasures and redrawings. In other
words, the selective erasing capability decreases the
display time, such that the program may make partial
erasures, erasures cf single objects.
The programs written for the simulation model were made
as modular as much as possible, to facilitate testing and
maintenance, and to make room for future alterations. A
procedure call was placed wherever a critical design
decision was to be made. This procedure call gives the
option of changing a critical design decision if one that
is more efficient is designed. Structured programming and
efficient data structures were meant to be utilized.





The thesis is organized into four chapters. The prog-
ram listings developed to implement the simulation system
are • appended at the end of the text. The first chapter
covers the background, the disclaimer for the trademarks
used in this thesis, the intended purpose of the project
and thesis organization. The second chapter covers the
system configuration and the hardware components. The
third chapter deals with software modules written in both
PL/I-86 and RASM-86 assembly languages. The program seg-
ments are discussed in detail in this chapter. Some infor-
mation about the data structures used in the developement
of the software are brought up, as well as the initializa-
tion of the programmable hardware components. In the final
chapter, some conclusions are presented on the work





The existing system hardware (see Figure 2.1) uses the
Intellec microcomputer development system (MDS), which
allows the expandability required to set up a multi-proces-
sor system. Within the MDS, the hoards required for the
operation of the system are interconnected through the
MULTIBUS backplane. These hoards are the following: two
iSBC 86/12A hoards, the front panel control board, an A to
D converter board, and two interface boards for disk
drives. The MDS utilizes an Intel disk drive unit which
has two disk drives. Standard 8-inch IEM floppy disks are
used as the removable storage media.
Each iSBC 86/12A board had a RAM capacity of up to
OFFFF hexadecimal (65535 decimal) eight bit bytes. Since
the MULTIBUS is a 20-bit address bus, the address space of
the whole system can be expanded up to 1 megabyte. The
single board computers can address this memory space by
their 20-bit address bus. Each board is so wired that
the first 64 Kbyte RAM segment resides on its board (2000
through FFFFH). The 64K RAM segments on each board can be
wired to be accessible from the MULTIBUS as dual ported
memories in the 1-megabyte address space. One of the iSBC





















Figure 2.1 - System Interconnection
multiprocessor scheme. The master "board is assigned the
first 545segment (00000h - 0FFFFh) where the slave "board is
assigned the second 64K segment (10000h-lFFFFh) . In this
configuration the A-to-D toard occupies the segment with
the addresses (D0000h-DFFFFh) . The outputs of the A-tc-D
converter are memory-mapped as eight bit frytes and occupy
the locations DF700H through LF70FH. That is to say that
they are viewed hy the CPU's in the system as being
17

ordinary memory locations. An analogy to that is that they
resemble read only memory that can only he read hut not
written in to.
The master iSSC 86/12A is connected to the ADM-3A video
terminal through it's serial I/O connector. This is the
only means of communication of the system to the outside
world. The results of the simulation are fed to the video
display through this interconnection. The AEM-3A video
terminal has a built-in retrographics feature. The
consequence of this is that the ADM-3A works not only as an
alphabetic terminal but also may act as a graphics device
due to the fact that the renographies card itself has a Z-
80A microprocessor built in. This microprocessor allows
the high precision graphics computations to be done without
the need of any other external processors. In this case,
ADM-3A has four operational modes, each one of which has
an impact on the simulation graphics and will be discussed
later in this chapter.
B. HARDWARE
In the following subsections the individual components
that comprise the system hardware are presented.
1. MDS
The Intellec Microcomputer Development System (MDS)
is a complete development tool which allows the
integration of both microcomputer hardware and software
18

development. The system operates under the control of an
8086 microprocessor which supervises all system resources
such as the main memory, I/O peripheral devices, and
optional system facilities, such as A-to-D converters.
It can support up to 7 iSBC 86/12A hoards in this
configuration. Some of the important hoards are presented
"below.
a. Front Panel Control Board
The Front Panel Control Beard contains circuits
for controlling the front panel options. It also provides
some signals for hus control, clock generation, and the
ooctstrap program. A hus time-out system is included to
prevent the CPU from halting operation if a nonexistent
memory location or an incorrect I/O port is addressed.
This hoard produces two types of clock pulses:
(1) Bus Clock (10 MHz), used in Bus
transactions ;
(2) Common Clock (10 MHz), used hy system
devices?
c. Disk Interface Boards
These two cards contain the disk controller
interface for each drive in the Disk Storage Unit.
2. Single Board Computer
Intel's Single Board Computer iSBC 86/12A is used
in the system. It is a memter of Intel's complete line of
8- and 16-hit single hoard computer products and is a
19

complete computer system on a single pr inted-circuit assem-
bly. The iSBC 86/12A board includes a 16-bit central
processing unit (CPU), 32K bytes (32,768 bytes) of dynamic
RAM, a serial communications interface (USART), three pro-
grammable parallel I/O ports, programmable timers (PIT),
priority interrupt control (PIC), Multibus interface con-
trol logic, and bus expansion drivers for interfacing with
other Multibus interface-compatible expansion boards. Also
included is a dual port control logic to allow the iSEC
86/12A board to act as a slave RAM device to other Multibus
interface masters in the system, as is the case in this
project. In the current state of the hardware, the RAM
capacity of both iSBC 86/12A boards is expanded up to 64K
bytes by installing an iSBC 300 Multimodule RAM option. A
read only memory of 16K bytes is also added to both iSBC
86/12A boards. The important components that make up the
iSBC 86/12A board are discussed in the following
subsections .
a. CPU
The iSBC 86/12A Single Board Computer is
controlled by an Intel 8086 16-bit Microprocessor (CPU).
The 8086 CPU includes four 16-bit general purpose registers
that may also be addressed as eight 8-bit registers. In
addition, the CPU contains two 16-bit pointer registers and
two 16-blt index registers. Four 16-bit segment registers,
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specifically; code, data, extra, and stack segment
registers; allow extended addressing to a full megabyte of
memory. The CPU instruction set supports many variations
of addressing modes and data transfer operations, signed
and unsigned 8-bit and 16-Mt arithmetic including hardware
multiply and divide, and logical and string operations.
The CPU architecture permits dynamic code relocation,
reentrant code, and instruction lookahead.
b. Serial I/O
The serial I/O port is controlled and
interfaced by an Intel 8251A USART (Universal
Synchronous/Asynchronous Receiver /Transmitter ) chip. The
USART is individually programmable for operation in most
synchronous serial data transmission formats.




(2) Sync character (or characters)
(3) Parity
In the asynchronous mode the following are
programmable
(1) Character length





In both the synchronous and asynchronous modes, the
serial I/O port features half- or full-duplex, double
buffered transmit and receive capability. The USART
transmit and receive clock rates are supplied by a
programmable baud rate/time generator.
c. Programmable Interval Timer
Three independent, fully programmable 16-bit
interval timer/event counters are provided by in Intel 8253
Programmable Interval Timer (PIT). Each counter is capable
of operating in either BCD (binary coded decimal) or binary
modes* two of these counters are available to the system's
programmer to generate time intervals under software con-
trol. In this thesis project the counterl is used to
generate timing pulses required for the real time clock
operation to the system software. These pulses are sent to
the PIC via the interrupt matrix as being an IR1 input
request.
d. Priority Interrupt Control
The priority interrupt control (PIC) which can
be programmed to respond to edge-sensitive or level-sensi-
tive inputs, treats each true input signal condition as an
interrupt request. After resolving the interrupt priority,
the PIC issues a single interrupt request to the CPU.
Interrupt priorities are independently programmable under
22

under software control. The programmable interrupt
priority modes are:
(1) Nested Priority. Each interrupt request
has a fixed priority: input is highest, input 7 is
lowest. This mode of operation is chosen in this
thesis project;
(2) Fully Nested Priority. This is
essentially the same as item (1) above, with the exception
that the requesting input is not locked out and pending
requests are still accepted;
(3) Auto-Rotating Priority. Priorities are
equal. The last received input becomes the lowest priority
input;
(4) Specific Priority. Software assigns the
priorities;
(5) Special Mask. Interrupt requests that are
being serviced are masked out;
(6) Poll. The CPU's internal interrupt enable
is disabled. Interrupt service is achieved by a
programmer-initiated Poll command.
The iSBC 86/12A board provides two sorts of
interrupts which are bus vectored (BY) and non-bus vectored
(NBV). The former deals with the interrupt requests
from off-board sources where the latter deals with various
on-board sources. The interrupt requests are fed to the
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PIC through the jumpers of the interrupt matrix, which will
be discussed in the next subsection.
e. Interrupt Matrix
Interrupt requests may originate from eighteen
sources without the necessity of external hardware. The
interrupt matrix connects the selected source lines to a
maximum of eight selected inputs of the PIC. It is an
array of pins which can he connected to each other via
jumper wires. There are two types of pins. The eighteen
source lines constitute the input pins, where the pins that
lead to the IRO through the IR7 inputs of the PIC
constitute the output pins. (See Figure 2-2 for the
interconnection scheme of this thesis project.)
f. Dual Port RAM
The iSBC 86/12A hoard has an internal bus for
all on-hoard memory and I/O operations. Hence, local (on-
heard) operations do not involve the MULTIBUS interface,
making it available for other iSBC 86/12A boards for a
multi-processor scheme. Dual port control logic is
included to interface so that the iSBC 86/12A board can
function as a slave RAM device (or common memory) when not
in control of the Multibus interface. The CPU has priority
when accessing on-board RAM. After the CPU completes its
read or write operation, the controlling bus master is
is allowed to access RAM and complete its operation. Where
both the CPU and the controlling bus master have the need
24

to write or read several bytes or words to or from the on-
board RAM, their operations are interleaved. For CPU
access, the on-board RAM addresses are assigned from the
"bottom up of the 1-megabyte address space; i.e., 00000-
0B???h. The slave RAM address decoding logic includes
jumpers and switches to allow positioning the on-board RAM
into any 64-K segment of the 1-megabyte system address
space. The slave RAM can be configured to allow either
16K, 32K , 48K, or 64K access by another bus master, with
the installation of the iSBC 300 Multimodule RAM. In this
thesis project all of the 64K-byte memory of the slave iSBC
86/12A is made accessible to the master. Furthermore,
both iSBC 86/12A boards are configured to occupy the first
128K section of the 1-megabyte address space.
3« A-tprP Converter Board
This board is electrically and mechanically compa-
tible with any iSBC 86/12A board and with MDS. Both the
anolog input and output systems are contained on a single
printed circuit board that is treated as ordinary memory
locations by the CPU (memory mapping). This board simply
gets the analog signals form the potentiometers and con-
verts them to the digital signals compatible with TTL
standards. The output of the A-to-D converter is one byte
per potentiometer input, which varies from +127 to -128.
This is the maximum value range a fixed binary (7) variable










Figure 2.2 -Interrupt Matrix Interconnection
software system thinks of the potentiometer value as cnan-
ging "between +127 and -128. The A-to-D converter tcard is
configured to occupy the segment D020: (14th 54K portion of
the 1-megatyte address space).
4- ADMr3A Terminal
This terminal is the only means "by which the
operator communicates with the system. It is connected to
the system with the master iSBC 86/12A hoard's serial
I/O connector. It is an interactive device which is used
to enter, display, and send information to a host computer,
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and to receive and display inf ormati-on from that computer.
The information exchange between the terminal and the
computer is made at different baud rates, ranging up to
1S200. In this scheme, a 9600 baud rate is used. The
keyboard contains 59 keys. The display memory is a RAM
which is capable cf holding 1920 characters. Data
characters are displayed on 24 or 12 equally-spaced rows,
each consisting of 80 columns.
5
- ?£l"512 Metrographies Card
The RG-512 Retrographics printed circuit board is
added to the ADM-3A terminal to extend the data and
graphics display capabilities with the aid of a Z-80A
built-in microprocessor. The RG-512 employs the bit map
method of storing graphic images. This information is
stored in a digital memory as a rectangular array of
bits. Each bit is mapped onto the CRT screen and can cause
a bright spot to be displayed. The RG-512 displays graphs
and pictures by writing the proper bits into the
graphics memory. One of the important features of the RG-
512 is the ability to erase portions of the screen
selectively. This is desirable when the application
requires the use of dynamic displays employing motion or
rotation to convey information. The RG-512 has four modes
of operation. These are the ADM-3A Alpha Mode, the 4010
Alpha Mode, the Point Mode, and the Vector Mode. The first
one is equivalent to the operation of ADM-3A without RG-
27





Two sets of triplet potentiometers are used as
simulating analog sensor information sources. They feed
anolog signals to the input of the A-to-D converter hoard,




III. IMPLEMENTATION OF THE SOFTWARE
A. GENERAL INFORMATION
1. Modularity
A modular and extensible simulation program is
aimed at simplifying the debugging and testing phase and at
facilitating possible alterations. The hierarchy of the
modularity is composed of a head module and four second-
level modules connected to the head module. These second-
level modules are the initialization module, the simulation
system module, the real time executive module, and the
dynamic debugging tool module. These modules are
separately compiled PL/I-86 and RASM-86 programs. Each
main module is further subdivided into third-level modules
to gain a finer granularity of modularity. In the
programs, two useful special features of PL/I-86 are
used. Those are %INCLUDE and %REPLACE statements. By
those statements, global declarations tbat are the same in
the scope of the simulation program need not be declared
within each and every module. Instead, they are grouped
together in the GLOBALS.INP declaration file. The ^REPLACE
statement allows constants to be declared as in the other
high-level languages like Pascal, such that the value of
the constants can be changed without having to go through




Linear arrays and arrays of structures (records)
are used in the simulation program as data structures.
These data structures are then linked to each other to
establish circular linked lists. Figure 3.1 (on the next
page) explains the general picture of tne circular linked
lists in the simulation program. Fixed size data
structures with fixed Dinary pointers are used in the
program, rather than pointer data, to avoid the dynamic
system overhead and to retain the "benefit of random access
capabilities inherent to linear arrays.
The structure SHIP has two pointers, in addition to
the fields that hold specifications ahout the ships in the
area. Those pointers, PTR and LINK-SHIP have different
purposes for different ships. SHIP (1), for instance,
"being the ownship points to two different circular linked
lists. PTR points to the enemy ship's circular linked list
"by pointing to the target ship which is engaged (tracked)
for the sea cattle. The other pointer, LINK-SEIP points to
the friendly ships circular list. The PTR field of other
ships, on the other hand, points to another circular linked
list, WAKE, to record their past positions that will he
used for tracking and display purposes, where LINK-SIP
points to the other ships in their category. The reason







. .Q ,Q^ .Q ,Q ,Q^^ .Q^^ .Q .a .[j
Figure 3.1 The structure of the circular linked lists
which one traverses through the lists and which does not
necessitate the use of another external pointer.
3 * Plher Features
The PL/I exception handlers (ON tody statements)
are used extensively in the dynamic debugging module, and
in various interactive parts of the program, to intercept
the error conditions that might le raised during the
testing and execution of the program. The ON oody
statements are contained in the ERRHAND.AID file, which is
an ^INCLUDE file. Upon receiving the control through a
raised error condition, the statements in the file prompt
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the user and give the control over to the REENTRY. PLI
interactive debugging tool.
One of the exceptional features of the simulation
program is the use of non-local goto statements which are
unacceptable in structured style of programming. It is an
inevitable requirement, by the PL/I language, to suppress
the raised error conditions by a non-local goto statement.
It is also used in some parts of the dynamic debugging
module, in order to by-pass the flow of control over to the
debugging program when the optional ERRORON boolean switch
is closed. Explicit comments are offered wherever non-
local goto statements are used, to avoid confusing the
reader
.
B. SOFTWARE FUNCTIONAL DESCRIPTION
In the following sections, the structure of the modules
and the programs that belong to those modules are




This main procedure is the head node of the
hierarchical structure of the procedures used to modularize
and structure the implementation of the simulation program.
It contains two call statements, one of which is to
the initialization module, to set up the tactical database
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and to initialize various external variables that are used
throughout the simulation program. The other call is for
passing the control to the real time executive module where
the control stays for the rest of the program execution.
A listing of WAR.PLI is presented as Appendix A.
2« Initialization Module
a. INITYARS.PLI
This PL/I routine, when called from the main
procedure, constructs the tactical database in an
interactive manner. It first initializes the pool of
available SHIP and WAKE modes for later use. It then gets
the interval of time which is used to update the
information about ships in the tactical area and other time
dependent functions. This time interval must be equal to
the period of the real-time interrupts which depend on the
timing constants used during the initialization of PIT.
Detailed information will be presented later under the
hardware initialization section. Then the control proceeds
to establish the tactical database interactively. In this
session, the initial information about azimuth, range,
friend or enemy are written to the proper fields. Then, a
circular linked list of four nodes is composed and the PTR
field is made to point to that list. Finally, dependent on
whether friend or foe, that particular node is added to the
appropriate circular linked list. INITVARS.PLI makes use
of various internal subroutines for linked list
33

operations. Those subroutines simply extract a node from
the pool of available nodes. After establishing the linked
lists, the INITVARS.PLI initializes external variables that
are used throughout the program. A listing of INITVARS.PLI
is presented in Appendix B.
3. Simulation System Module
This module is composed of four PL/I programs which
perform the simulation under the control of the real-time
executive module. The following subsections describe the
functional description of those programs. The listings of
the program segments that comprise this module are
presented in Appendix C.
a. TACTICAL. PLI
This routine has the highest priority among the
system module programs. It first updates the position of
each ship in the tactical area by calculating the relative
velocity and multiplying that with the time interval, which
is the period of timing interrupts that occur every 250
milliseconds. The control then proceeds to calculate the
future positions of the ships, for those ships which have
been in the area for more than 4 seconds, and which are
included in the enemy ship circular linked list. The
routine uses the polynomial least squares curve fitting
method with Legendre Polynomials. The coefficients are
pre-calulated for the position of the ship one second after
the time of calculations, based on the past four wake
34

points. TACTICAL. PLI also calculates the trajectory of the
travelling projectile if the gun is fired.
b. DISPLAY. PLI
This routine, which is invoked every second, is
the interface of the simulation program for the ADM-3A
screen. It s.imply traverses the circular linked lists and
generates the appropriate display objects for the ships,
their aim points which the own ship aims at, and the gun
aim point. It also displays the travelling projectile if
it is fired by the system. The routines for generating the
objects are internal for the DISPLAY. PLI. Another routine,
TRANSLATE, translates the cartesian coordinates to the
stream of characters that represent the x and y grid coor-
dinates of the RG-512 Retrographic Screen Memory. Finally,
the internal routine DRAW puts the generated objects on the
screen in vector mode. According to the key variable, D,
it either sets the data level to white and puts the object
on the screen, or sets the data level to black and makes
selective erasures.
c. STATUS. PLI
This routine, which is invoked at every second,
is the interface of the system to the ADM-3A video terminal
keyboard. The commands for the system are read from the
keyboard by calling the serial I/O chip (USART) interface




The are four "boolean variables used in the
simulation program. Those are ENGAGED, MAGNIFIED, FIRED,
and ERRORON. The STATUS. PLI sets these variables
according to the value of the parameter passed to the
assembly interface routine. ENGAGED (with "E") shows if
the system is engaged to any target (for TACTICAL .PLI ) .
MAGNIFIED (with "m"), which is used in DISPLAY. PLI, shows
which display scale is being used and what the reference
point of the display is. Usually, the display on the
screen is relative to own ship. But that can be changed so
that the ship engaged is at the center to the screen by
setting MAGNIFIED true. FIRED (with T) boolean variable
is used to commence the ballistic calculations and
display. It is used both in TACTICAL. PLI and DISPLAY. PLI.
Finally, ERRORON (with "d") is used to transfer the control
to the dynamic debugging module,
d. IDLE. PLI
This program is the idle routine for the
system, as it waits for a 250 millisecond timing interrupt
to occur. It is the interface program for the six
potentiometers which are used as sensors for the own ship
velocity vector, the known ship velocity vector, and the
gun elevation and bearing. The velocity vectors are com-
posed of speed and course components. The IDLE. PLI gets
this information by calling the Analog-to-Digital Converter
interface assembly program, ATOD. The control then
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proceeds to convert this information, which is in the fixed
binary (7) form in range (-128, +127), to appropriate
coordinate values, e.g. 50 knots maximum speed and the true
azimuth between and 360 degrees. This routine calculates
own ship velocity components in cartesian coordinates for
later use by TACTICAL. PLI . It also makes the initial
ballistic computations for the gun.
4. Real Time Executive Model
This module works as the interrupt handler for the
real time interrupts that are initiated by programmable
hardware components every 250 milliseconds. It is invoked
by the WAR. PLI the first time and interrupts thereafter.
It responds to the timing interrupts, which tell the system
that data must be collected at this point in time. The
module then resolves the priorities of the simulation
system module programs and arbitrates the flow of control
during the execution of the system. The real time
executive module makes use of the operating system
primitives, which are presented in the following
subsections. The labels PI through P4 are associated with
the simulation system modules TACTICAL. PLI, DISPLAY. PLI,
STATUS. PLI, and IDLE. PLI, respectively. The listing of the





This assembly language program is the real
"workhorse" of the entire system. It first allocates stack
areas for four simulation system during the assembly time.
Upon invocation by the main procedure, it initializes the
programmable hardware components and transfers the control
to the P4.PLI process, which in turn calls IDLE. PLI
repetitively until the first timing interrupt occurs. The
interrupt entry point PROC0, where the process switcning
starts, is entered by the interrupt software. At this
point of execution, the external variable fourthevc, which
signals the system that 250 millisecond event has occured,
is updated to the new value by incrementing it by one.
After storing the state of the program which is interrupted
during its execution, ARBITER. A86 invokes SCHEDULE. PLI to
obtain the name of the ready program that has the highest
priority. If there are none, the interrupted program is
resumed. If there is any ready process of higher priority,
then ARBITER. A86 loads the process state and gives the
control over to it. During this process switching, the
upper boundaries of the stack areas are checked for a
possible stack overflow, which could happen if the time
interval was not sufficiently large for the system module
routines to finish execution before the next timing
interrupt comes. ARBITER. A86 has a second entry point,
STORESTATUS, for the synchronization primitive AWAIT. PLI to
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enter when the correct number of interrupts for the calling
synchronization primitive have not yet occured.
b. AWAIT. P?*I
This synchronization primitive is invoked as as
an operating system primitive, by any process, PI through
P3. AWAIT compares the value of the external variable
FOURTHEVC to the threshold value of the calling process to
see if it is greater or equal to the value at which the
process is to proceed. If not, then it calls the
STORESTATUS entry of ARBITEE.A86 to relinquish the control
to the awaiting ready process, or to the P4.PLI that calls
the IDLE.PLI simulation system program as the system idling-
routine .
c. SCHEDULE. PLI
This synchronization primitive is called "by
ARBITER. A86 to return the name of the highest priority
ready process. It does that simply "by identifying the
first ready process on the list. Because the scheduler
scans the list in the descending priority order, the
highest priority ready process will automatically he
scheduled.
d. THRESH. PLI
This routine, when invoked by processes PI
through ?3, increments the corresponding thresholds in an
external one dimensional array called THRESHOLD. This
table is used by the AWAIT. PLI and SCHEDULE. PLI
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synchronization primitives to decide whether or not a
process is ready for execution.
e. Pl.PLI
This process is basically an infinite loop.
Within this loop, there are three subroutine calls. The
routine first makes a call to AWAIT. PL1 to see if it is
time for it to proceed. If not, the control doesn't come
hack again; instead, the current state of the process is
stored hy ARBITER. A86 and the highest priority ready process
is executed. If it is the time, the control proceeds to
call the simulation system module program TACTICAL. PLI
.
After that, a call to THRESH. PLI is made, where the
threshold value that is allocated to Pl.PLI is incremented
hy the proper value. When the infinite do loop repeats
itself, the call to the AWAIT. PLI will indicate that the
process TACTICAL. PLI is not yet ready for execution and
control is transfered to the highest priority ready
process.
f. P2.PLI
This process is identical to Pl.PLI in form
except the call is to DISPLAY. PLI instead of to
TACTICAL. PLI.
g. P3.PLI
This process is identical to Pl.PLI in code




This process is similar to PI through P3 in the
structure descrihed above. There is only one call in the
infinite do loop, which is to IDLE.PLI. This routine is
always ready for execution and, basically, repeats itself
until the next timing interrupt comes along.
5« miscellaneous Assembly Routines
There are few machine dependent functions that
cannot he accomplished "by the high-level language PL/I-86.
Assembly routines were written to interface the PLI-86
programs with the hardware of the 8086 microprocessor.
These assembly routines are included within the main tody
of ARBITER. A86. There are two parameter passing
conventions from PL/I-86 to the assembly language routines.
In the first one, there is only one argument passed in the
accumulator, as in a function call. In the subroutine
calls, which is the case here, the address of the VECTOR
that contains the pointers to the actual parameters is
passed in the BX register. The following subsections give
some descriptions about those assembly routines. Appendix
E shows the listings of the rrodules.
a. KEYBOARD. A86
This routine is invoked by STATUS. PLI to read
the keyboard. It is written so that the keyboard status is
read to see if a key had been pressed instead of waiting
indefinitely until a key was depressed, as would be the
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case had the PL/I get statement been used. The program
first reads in the status of the serial I/O interface chip
(USART) to see if a character has been received from the
keyboard. If it has, then the character is read and placed
into a corresponding character variable, which is the
formal parameter in the subroutive invocation. If there is
no character received since the last attempt to read, the
ASCII equivalent of is put in key. The reason for that is
that the character is not being used as a command.
b. AT0D.A86
This assembly routine is called by IDLE.PLI to
read the first six Analog-to-Digital Converter Board
outputs. The reason to write this assembly routine is that
the Analog-to-Digital Converter ports are memory mapped to
be in the segment D000H. The PL/I function UNSPEC works for
those memory locations which are included within the first
64K bytes of memory. The assembly routine sets the proper
segment and source index registers to point to those
locations and makes an ordinary read operation. This value
is then put in the formal parameter passed tc the PLI-86
routine.
c. RINGBELL.A86
This assembly routine simply sends a bell
character to the video terminal and causes a bell sound to
ring. This is equivalent to sending a control G in PL/I -86.
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This assembly routine reads in the status of
the I/O interface chip and waits until the transmitter
buffer is empty? i.e. the character which hai been in the
buffer is received by the video terminal and an
acknowledgement signal is sent back to the interface chip.




This routine simply resets the interrupt bit of
the program status word (PSW) to disable the 8085 CPU from
acknowledging the interrupts. It is used by the dynamic
debugging system to stop the real time clock.
f. RESUME. A86
This routine first sets the interrupt flag to
enable the 8086 CPU to respond to the interrupt requests.
It also resets the FIT that is used to generate the timing
clock pulses for the PIC.
D. INITIALIZATION OF THE PROGRAMMABLE COMPONENTS
The iSBC 86/12A board has three programmable hardware
components, which were described in Chapter II. In the
following subsections, the initialization sequences for
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those hardware components which produce the real time
synchronization are described.
1. USART Programming
The 8251A USART converts parallel output data into
virtually any serial output data format. The USART also
converts serial input data into the parallel data format.
Prior to starting to transmit or to receive data, the USART
must he loaded with a set of control words. These control
words, which define the complete functional operation of
the USART, must immediately follow a reset (internal or
external). There are two types of control words, namely, a
Mode instruction and a Command instruction. Once the Mode
instruction has "been sent, the Command instruction can he
sent at any time prior to a read/write operation. The




During the course of execution, the serial I/O
interface routine executes the following assembly code to
read the USART status and to read the receiver buffer if







2 ' ?IT Programming
The 8253 PIT has three independent counters.
They are Counter 0, Counter 1, And Counter 2. The input
clock frequency is 22.1184 KHz supplied by a crystal oscil-
lator. The input clock frequencies can be adjusted via
jumpers. In this project, Counter 1, with the default
factory jumper connection (E59-E60), is used. The input
frequency is 153.6 KHz. It is chosen to work in mode so
that it gives an interrupt on terminal count. The formula:
N = TC
where
N is the count value for the counter
T is the desired interrupt time interval
in seconds
C is the internal frequency (Hz)
From the above formula, the count number for
the counter 1 is found to be 38400 decimal (9600 hex).
Since it is not possible to express this number in four
decimal digits, the binary count mode is selected. The
counter is initialized by sending a mode control word,
followed by a down-count number. Once the counter is
initialized, sending the down-count number resets it to the













The 8259A PIC is programmed in the nested mode.
The master PIC with no slaves is accepted. For this parti-
cular situation, the initialization words 1,2, and 4 are
sent. The initialization word 2 is set to represent the
interrupt vector address. This is the address that the
control is given when the interrupt 1 occurs (04E) . An
interrupt mask "byte is used to mask out the irrelevant
interrupts for the purpose of this thesis. The PIC can te
reset after each interrupt simply "by sending the EOI (end
of interrupt) status "byte to the appropriate address. The














E. ASSEMBLY, COMPILING AND LINKING
The assembly language code was written in RASM-86 and
assembled by using the RASM-86 Assembler. This assembler
produces relocatable files that can then be linked with
other separately compiled or assembled object files by Link
86. This linker accepts three types of input files. Those
are the object file, library file, and/or an input file.
Input files are very useful tools in that they include
input command lines by an input file instead cf writing the
command line each time the programs are to be linked. The
PL/I-86 compiler is used to compile PL/I programs. This
compiler requires a 128 Kbyte RAM, as opposed to the PL/I-
80 compiler, which requires 48K RAM.
F. TESTING
The hierarchical simulation program modules were
designed and tested in a top-down manner. An extensive
dynamic debugging module was used in the testing of
individual modules (see Appendix F). The testing phase is
first started with writing a skeletal model for the real
time executive module. The PL/I-86 output statements
(stubs), which printed some appropriate numbers, were
inserted in the places where the simulation system module
programs were invoked. The DDT86 (Dynamic Debugging Tool)
was used to test and debug this skeleton program. Since it
was a real-time interrupt driven program, the interrupt
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enable tit (I) of the program status word was reset to zero
(0) to control the flow of the program. Some error
checkings are inserted in the main assembly language
program, ARBITER.A86, to see whether the process switching
was done correctly, or to see if any of the stacks
allocated to the synchronization primitives have
overflowed
.
After testing the real-time executive model, the second
phase was the testing of the subroutines that are used by
the simulation system module programs. Appendix G shows an
example for testing a subroutine.
The third phase of the testing was to test and debug
the simulation system program. The dynamic debugging
module was used for this purpose. This module is composed
of FL/I-86 %INCLUDE files and external PL/I-86 programs.
The %INCLUDE files are inserted into the various parts of
the program being tested. The code of this debugging
system is bordered with comment lines from the main body of
the program it tests. It is not visible to the program,
i.e., it brings its local and global variables with the
LOCALS. AID declaration %INCLUDE file. It is possible to
manipulate the system's external variables through the
debugging system module, IDLE.PLI.
The PL/I-80 had been used in the early stages of the
testing phases because of the existence of redundant Intel
8080 based systems in the Naval Postgraduate Micro-Lab.
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But in the later stages, it was realized that this had
caused some problems, due to some incompat ibili ties between
the PL/I-80 and PL/I-86 systems. These deficiencies of the
PL/I-86 have necessitated the testing and debugging of the
programs to be done in the PL/I-86 based systems, The need





The original objectives of the thesis have been
accomplished, to a large extent. The hardware
interconnections intended to promote real time clock
operations have been successful. A test model, which
comprised the real time executive module and the FL/I put
statements, instead cf the simulation system modules, was
developed to check the system's operation and timing.
Correct results appeared on the screen. Then, the testing
and debugging of the simulation system programs showed that
their algorithms and operations were correct, with the
exception of the simulation system program, DISPLAY. PLI.
The testing of DISPLAY. PLI shewed that the objects to be
displayed on the video screen were not successfully put on
the screen. One error, which was an automatic conversion
error, was found in the routine TRANSLATE and corrected by
using a step variable. However, an error still exists in
the body of the procedure DRAW.
Since the testing phase of the DISPLAY. PLI has not
been accomplished, the objective of synchronizing two iSBC
86/12A boards could not be accomplished. The intended
purpose for this objective was to make the second iSBC
86/12A jump to a waiting loop with the initial power start
up interrupt (reset), to load the assigned simulation
program segment to the common RAM, and to direct it to the
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beginning of that program segment, through a bus vectored
interrupt
.
A hierarchical and modular program model was
constructed through the use of data structures and
structured programming. The modularization allows possible
future changes to the programs.
The simulation system program constructed in this
thesis could he a basis for further enhancements towards a
complete fire control system, or a related tactical
simulation system, due to its modularized nature.
The dynamic debugging module designed to test and
debug the simulation system modules can be used for the
purpose of testing any other programs, simply by changing
the names and formats of the variables that the debugging
system manipulates. The advantage of using the %REPLACE
and %INCLUDE pre-processor statements, which are peculiar
















"by : M. Kadri Ozyurt
Thesis
Professor Kodres
This is the main procedure of the
modular simulation program. It invokes the initialization
module to set up the target database and tc initialize the
external variables used throughout the simulation program.
*/





/this call to the initialization module initializes the
simulation system*/
CALL INITVARSJ



















This %include file contains the declara-
tions of the global variables used in the simulation program
*/
DCL
(COUNTER, SECONDS, MINUTES, HOURS, WAKE PTR,
SHIP PTR,AVAILSEIP,AVAILWAKE,P,Q,NUM3ERSHIPS,
NODE,TARGET, KNOWN) FIXED BIN(7) EXTERNAL,
FOURTHEVC FIXED BIN (15) EXTERNAL ,




CURRENTPROC FIXED BIN (7) EXTERNAL
,
(ENGAGED, MAGNIFIED, FIRED, ERRORON, DONE) BIT(l) EXTERNAL
,
KEY CHARACTER (1) EXTERNAL ,
THRESHOLD (0:2) FIXED BIN (15) EXTERNAL ,
ARG(0:5) FIXED BIN(7) EXTERNAL,
(VX OWN,YY 0WN,VX_TARGET,7Y_TARGET,VX_REL,
VY~REL,VX^ROUND,VY_ROUND,VR) FIXED DECIMAL EXTERNAL,
ALPHA FIXED DECIMAL EXTERNAL ,




(01,02) (5) FIXED DECIMAL EXTERNAL ,
1 SHIP(MAX SHIPS) EXTERNAL,
2 VELOCITY,
3 COURSE FIXED DECIMAL INIT(0.0),
3 SPEED FIXED DECIMAL INIT(0.0),
2 POSITION,
3 AZIMUTH FIXED DECIMAL INIT(0.0),




3 X FIXED DECIMAL INIT(0.0),
3 Y FIXED DECIMAL INIT(0.0),
2 AIM,
3 X_AIM FIXED DECIMAL INIT(0.0),
3 Y AIM FIXED DECIMAL INIT(0.0) f
2 COUNT'FIXED BIN (7) INIT(0),
2 NUMBER FIXED BIN (7) INIT(0),
2 PTR FIXED BIN (7) INIT(0),
2 LINK_SHIP FIXED BIN (7) INIT(0),
2 FRIEND BIT(l) INIT(FALSE),
1 OBJECT (MAX SHIPS) EXTERNAL,
2 LOCATIONS,
3 (0:10) FIXED BIN(15) INIT((11) -1),
3 V (0:10) FIXED BIN(15) INIT((11) -1),
2 AIMS,
3 U AIM (0:10) FIXED BIN(15) INIT(UD -1),
3 V'AIM (0:10) FIXED BIN(15) INIT((11) -1),
2 GUN,
3 U GUN (0:10) FIXED BIN(15) INIT((11) -1),
3 V'GUN (0:10) FIXED BIN(15) INIT((11) -1),
2 WAKES,
3 U WAKE (0:10) FIXED BIN(15) INIT((11) -1)
,
3 UU WAKE (0:10) FIXED BIN(15) INIT((11) -1
)
3 V WAKE (0:10) FIXED BIN(15) INIT((11) -1),
3 VV_WAKE (0:10) FIXED BIN(15) INIT((11) -1
1 GUN EXTERNAL,
2 POSITION,
3 AZ FIXED DECIMAL INIT(0.0) t
3 ALT FIXED DECIMAL INIT(0.0),
2 COORDINATES,
3 X GUN FIXED DECIMAL INIT(0.0),
3 Y~GUN FIXED DECIMAL INIT(0.0),
1 WAKE(4) EXTERNAL,
2 COORDINATES,
3 X.WAKE FIXED DECIMAL INIT(0.0),
3 Y WAKE FIXED DECIMAL INIT10.0),
2 LINK_WAKE FIXED BIN(7) INIT(0),
(SUSPEND,RESUME, ARBITER, INITVARS) ENTRY,
KEYBOARD ENTRY (CHARACTER ( 1 )) ,





Prog Name : CONST. INP
Date : December 83
lor : Thesis
Advisor : Professor Kodres
Purpose : This %include file
declarat
i





MAX WAKE BY 4,


















CLEAR_SCREEN BY "V [~L
CLEAR ALPHA BY '~Z',
VECMOD BY '"] ',
POINTMOD BY '~V.
ALPHA4010 BY '~\ ',












































































This routine prompts the user to give
the time interval (dt) and constructs the tactical circular
linked list in an interactive manner. The control then





% include 'const . inp'J
%include'globals. inp'J
/this iterative loop initializes the pool of available
wake nodes*/





/*this sequence initializes the pool of available ship
nodes*/




put skip list! 'Enter the time interval (dt) in seconds');
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/* the following block is an interceptor for a too large
input value*/
on overflow begin;







put skip list ( 'Construction of the tactical database');
nuirberships=0;
done=falseJ
/* this procedure call gets a ship node from the pool of




put skip listCEnter the position of ',numberships
,
'th ship in true azimuth and in yards ' ^/ >
/*the following two on condition bodies are for the input
line at init2*/
on error begin;
put list('*** bad value, try again');
goto init2J
end?
on f ixedoverflow begin;




put skip listO') ;




put skip listCFriend or foe (F/E)?');
put skip listO');
get list(key);
/* the following sequence adds the ship node to the
appropriate circular linked list, friend ships or enemy
ships, according to the friend boolean value entered*/
if (key='i")!(key='f ') then do;
friend (ship_ptr )=true;
if linkshipv own)=nil then
link_ship(ship_ptr)=ship_ptr;
else
















/* the following procedure call and the iterative loop get
available nodes from the pool, construct a circular linked
list of four nodes, and assign the address of the list to







































































ay sum=0.0J by~sum=0.0J cy sum=0.0*
ax=0.0;ix=0.0Jcx=0.0;
a y=0 . ; b y=0 . ; c y=0 . J
x at5=0.0Jy_at5=0.0>
r=0.0J
dx dt_at5=0.0J dy_dt_at5=0.0J dr dt at5=0.0;
olTl)=1.0J ol(2)=0.5J ol(3)=2.0;"ol"(4)=-0.5; ol(5)=-1.0;
o2(l)=1.0; o2(2)=-0.5J o2(3)*-1.0; o2(4)=-0.5J o2(5)=1.0J
/*getship, when invoked, extracts a node from the pool of
available and returns a pointer value pointing to that
node. It puts an error message if there is no available
node*/




if availship=nil then do;












/*getwake does the same function as getship except for the
operations made are on wake nodes*/ •
getwakerprocedure returns (fixed bin(7));
/* del */
%include 'globals .inp ';
if availwake=nil then do>














SIMULATION SYSTEM MODULE PROGRAM LISTINGS
A. TACTICAL. FLI
/*
Prog Name : TACTICAL. PLI
Date : December 83
Written by : M. Kadri Ozyurt
For : Thesis
Advisor : Professor Kodres
Purpose : This external routine calculates
updates the positions of the ships in the tactical
and the future positions of the ships that
and
area


















/following sequence of code
of the ships in the tactical
DO 1=2 TO NUMBERSHIPSJ
11 TARGET = SPEED (I) *
VT TARGET = SPEED(I) *
YX'REL = VX TARGET -
VY'REL = VY_TARGET -












X WAKE(WAKE PTR) = X(I)J
Y~WAKE(WAKE~PTR) = Y(I)J
Xll) - X(I)"+ VX_REL * dt;
Y(I) = Y(I) + vyIrel * dt;
PTR(I) = LINK WAKE(WAKE PTR); /*ptr(i) points to*/




/calculating the future positions (aim points) starts
here by using the least squares method with legendre
polynomials. The coefficients are pre-calculated according
to the fifth second including the zeroth second*/
filtering:
target = ptr (own);
done=true;






AX SUM = X(TARGET) * 00; /*Leg. poly. deg.*/
BX~SUM = X(TARGET) * 01(5);/* " 1 */
CX SUM = X(TARGET) * 02(5);/* 2 */
AY" SUM = Y (TARGET) * 00 J
BY~SUM - Y(TARGET) * 01(5);
CY SUM = Y (TARGET) * 02(5);
WAKE PTR = PTR(TARGET);
j - I;
DO WHILE (LINK_WAKE(WAKE PTR) "- PTR (TARGET ) )
J
AX_SUM = AX_SUM + X WAKE (WAKE_PTR
)
* 00?
BX_SUM = BX SUM + X WAKE (WAKE PTR) * 01 (J)
J
CX_SUM = CX_SUM + X WAKE(WAKE PTR) * 02(J)J
AY SUM = AY SUM + Y WAKE (WAKE_PTR) * O0J
BY^SUM = BY'SUM + Y_WAKE(WAKE PTR) * 01(J)J
CY_SUM = CY^SUM + Y WAKE(WAKE PTR) * 02(J)J
WAKE PTR=LINK WAKE (WAKE PTR);
j - j + i;
END /*DO*/J
AX = AX_SUM / 5.J
BX = 2.0 * BX SUM / 5.J
CX = 2.0 * CX SUM / 7.;
AY = AY SUM / 5.J
BY = 2.0 * BY SUM / 5.
J
CY = 2.0 * CY"SUM / 7.
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X_AT5 = AX - 1.5*BX + 3.5*CXJ
Y_AT5 = AY - 1.5*BY + 3.5*CYJ
INCONVENIANCE:
/this begin "block is inserted to avoid the complications































































*""DY_DT AT5) / RJ
* T_PRIME) / VR;
+ DX DT AT5 * T OFJ





/*the "ballistic calculations start here*/
if (fired) then
begin;
vx_rel = vx round - vx_ownj
vy_rel = vy'round - vy own j
x_gun = x_gun + vx rel * dt
j
y_gun = y_gun + vy rel * dt
T = T - dt;




















Purpose : This routine first puts the time in
hours, minutes, and seconds. The control then proceeds to
call DRAW subroutine in an iterative loop to erase the old
objects. It then calculates the positions of the objects
relative to either ownship or the ship that has been







PUT LIST('~] X')J /*ENTER ALPHA MODE*/
IF MINUTES=0 THEN
BEGIN?
PUT LIST ('~[ = %') ;















PUT LIST ('~[= + ');







PUT LISTC>rX~~'); /*HOME CURSOR*/
/*the following calls erase the objects from the screen*/
D=0;
DO 1=1 TO NUMBERSHIPSJ
CALL DRAW(OBJECT(I).U.OBJECT(I).V,D);
CALL DRAW(OEJECT(I).UU WAKE .OBJECT ( I
)
.VV WAKE.D);
CALL DRAW(OBJECT(I).U AIM .OBJECT ( I ) .V AIM.D) J
END /*DO*/i
CALL DRAW (OBJECT ( 1 ) .U .GUN .OBJECT ( 1 ) . V _ GUN , D )
J
/*the following sequence converts the coordinates of the
objects to the grid coordinates of the screen and generates
the sequences of the coordinates for the objects*/
DO 1=1 TO NUMBERSHIPSJ
XX=A+BINARY ( (X ( I ) -X_OFFSET )/M )
J







CALL GENWAKE(XX,YY,OPJECT(I).U WAKE .OBJECT ( I ) .V_WAKE ) ;

























/*the following sequence draws the objects by calling the
routine DRAW*/
d-i;
DO 1=1 TO NUMBERSHIPSJ
CALL DRAW (OBJECT ( I ).U, OBJECT ( I ).V,D)
J
CALL DRAW(OBJECT(I).U WAKE f OB JECT ( I ) . V WAKE,D)J
II (ENGAGED) THEN CALL DRAW (OBJECT (I ) .U AIM,
0BJECT(I).7_AIM,D) 5
END /*DO*/i
IF FIRED THEN CALL DRAW (OBJECT ( 1 ) .U_GUN .OBJECT (1 ). V,GUN ,D)
J
/* the following procedures produce the sequence of screen





































































/*this procedure receives two arrays and a key variable as















/*enter vector set level wnite*/
THEN PUT LIST( '~]~[a');
/*enter vector set level black*/
ELSE PUT LIST( "*]"[', RUB)?
/END IF*/
DO H=l TO 5;
IF (U(I)<0) THEN DO?
PUT LIST( '~m~x~[= ');
return;
END /*IF*/J






/*this put statement puts out the tit streams
as "being characters*/
PUT EDIT((Z1(J) DO J=0 TO 3)) (4A(1))J
END /*DO*/J
/*the following two statements get the status of
the screen. The status is not sent back until „the
screen is ready.*/
PUT LIST('~[ E')J /*HANDSEAKE*/
GET EDIT((C(J) DO J=l TO 7))(7A(1))J
END /*DO*/J
PUT listOTx'); /*BACK TO ALPHA*/
TRANSLATE: PROCEDURE (X,Y,Z) ;









s='0'b ! I ss;
z(0) = '00100000'B ! s;
T = Y - (Y/32) * 32?
SI = BIT (T t 16);
S = SUBSTR(S1,8,8)J
Z(l) = '01100000'B ! s;
I = DIVIDE (X,32,8);
SS=BIT(I,7);
s='0'b ! ! ss;
z(2) = '00100000'B ! s;
T = X - (X/32) * 32J
SI = BIT(T,16)J
S = SUBSTR (SI, 8,8);

















Name : STATUS. PLI
December 83
by : M. Kadri Ozyurt
Thesis
Professor Kodres
this routine calls the assembly routine












else if (key='e')!(key='e') then
engaged = true;




if number ( i )=^0 teen
LINK SHIP(I)=i;
else if friend(i) then do j






else if (key='r') ! (key='r') then
engaged=false;
else if (key='w) !(key = 'm') then do j
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/*set the scale tc 1/200*/
magnified=true;
m=200.0;
if engaged then doj
/*set reference as the target*/











else if (key='t') !(ksy='t') then doj






else if (key='f')!(key='f ') then
fired = true;
else if (xey='d') !(key='d') then
erroron=true;




/*this routine removes the node pointed "by QQ from the
circular linked linked list pointed hy PP*/
REMOVENODE:PROC(PP,QQ);
DCL
(PP,QQ) FIXED BIN(7) J










/*this routine adds a node pointed by QQ to the circular






































This routine reads the
the velocity vectors of
and the gun information
get
iP.
It then converts this information to






ve speeds later. It then computes the maximum
esian coordinates of the splash point, and time














DO D=0 TO 5J
CALL ATOD (D,ARG(D))J
END /*DO*/J
/*at this point the A/D output








/*the following sequence converts A/D values to real time
values by using appropriate proportionality constants*/
COURSE(OWN) = COURSE(OWN) * KJ
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COURSE(KNOWN) = COURSE (KNOWN ) * K;
AZ = AZ * K *
IF COURSE(OWN)<0.0 THEN
COURSE(OWN) = COURSE >OWN) + TWO PI ;
IF COURSE(KNOWN)<0.0 THEN
COURSE(KNOWN) = COURSEUNOWN ) + TWO_PI J
IF AZ<0.0 THEN




SPEED (KNOWN) = SPEED KNOWN) / Li
/*ovnship speed computations*/
VX OWN = SPEED(OWN) * SI ND (COURSE (OWN ))
J
VT^OWN = SPEED(OWN) * C03D(C0URSE (OWN ) )
;
/when not have fired, the following makes the tallistic
computations*/
if " fired then
begin;
t_of = 2.0 * vm * sind(alt) / gj
vr = vm * cosd(alt);
R » VR * T of;
X AIM (OWN) = R * SIND(AZ);
Y'AIM(OWN) = R * COSD(AZ);
X^GUN = 0.0;
T_GUN * 0.0;
VX ROU'ND = VR * SIND(AZ) J
VT'ROUND = VR * COSD(AZ);







































This program contains all the assembly
by the simulation system. It initializes all
hardware components, responds to the timing
nd increment the FOURTHEVC used throughout the
model program. Upon receiving interrupt
it performs process switching by storing the
errupted process in the stack area allocated
cesses and by restoring the highest ready
by SCHEDULER
;globals























































































































































;a/d convtr port segment





















word ptr [ex] , offset proc0 j inti jmp address
BX
BX
WORD PTR [BX] ,CS
DS






MOV CS: [BX] ,CS
ADD BX,STACKSIZE
MOV CS: [BX] ,GS
ADD BX,STACKSIZE











































J EDGE-TRIG., SINGLE PIC
J INT1 ADDR IS 04H
J NOT F. NESTED, NORM. EOI
JONLY INT1 IS ALLOWED
JINIT. PIT
J SELECT MODE ,CNTR 1
J CLK FREQ. IS 153.6 KHZ
JCOUNT-DOWN VALUE 9600H
J WHICH GIVES AN INTR AT
EVERY FORTH OF A SEC














POP BX JRESTORE BX

















PUSH AX ! PUSH BX ! PUSH CX 1 PUSH DX

































































































































ES ! POP DI ! POP SI ! POP BP
DX ! FOP CX ! POP BX ! POP AX































0UT5MESS DB FS f ESC f FF,CAN
DB 'RETURN FROM 0UT5. AN UNKNOWN CURRENT PROCEDURE:'
0UT5AL DB 0,T,0
0UT6MESS DB FS,ESC,FF,CAN
























This synchronization primitive checks
value for the calling process ty comparing
the corresponding threshold value with FOURTHEVC and
returns the control either to the calling process, if its
threshold value is equal to and greater than FOURTHEVC, or
else transfers the control to ARBITER. A86
*/
await: procedure( i )
J
del threshold(0:2) fixed cin(15) external,
storestatus entry,
fourthevc fixed Mn(15) external
,
i fixed Mn(7);























the threshold values corresponding to the
Fl through P3 , beginning from PI, to FOURTHEVC
the name of the first one which is equal to or
If non of the processes meet thisthat value.
conditions
*/







procedure returns (fixed bin(7))J
threshold(0:2) fixed binU5) external,
fourthevc fixed bin(15) external,
i fixed bin(7);
to 2J






Prog Name : THRESH. PLI
Date : December 83
Written by : M. Kadri Ozyurt
For : Thesis
Advisor : Professor Kodres
Purpose : This synchronization primitive
receives a pointer to the calling process and increments
the corresponding threshold value by an assigned amount
*/
THRESH: PROC ( i
)
DCL THRESHOLD(0:2)FIXED BIN(15)














Prog Name : Pl.PLI
Date : December 83
Written hy : M. Kadri Ozyurt
For : Thesis
Advisor : Professor Kodres
Purpose : This process is
infinitive loop. Once entered, it first
to see if FOURTHEVC is equal to or
threshold value. If it is, then the control proceeds
call TACTICAL. FLI. The last call in the loop is
















DCL AWAIT ENTRY (FIXED BIN;?)),



























by : M. Xadri Ozyurt
Thesis
Professor Kodres
The purpose of this process is





DCL AWAIT ENTRY (FIXED BIN(7)).
THRESH ENTRY (FIXED BIN(7){






































The purpose of this process is the
the exception that the second call is
P3: procedure;
DCL AWAIT ENTRY (FIXED BIN(7)) f
THRESH ENTRY (FIXED BIN(7)),

























by : M. Kadri Ozyurt
Thesis
Professor Kodres
This process is an infinitive loop
there is only one call to IDLE.PLI repeaditively
interrupt comes along.
P4: procedure;
DCL AWAIT ENTRY (FIXED EIN(7)) f































by : M. Kadri Ozyurt
Thesis
Professor Kodres
This program receives a formal
, KEY, reads the status of the serial I/O
chip. If a character has been received from the
it reads this character and places it to the
rameter. If there is not a character available
a ascii equivalent of zero into the parameter,
n for that is that zero is not used as a keyboard



































This program receives two parameters
the output of the A/D converter specified by the
Jsecond parameter and places it into the first parameter.





































; the video terminal








a hell character to
































This program program reads the status





























This program stops the real time clock







JPrcg Name : RESUME. A86
JDate : December 83
JWritten by : M. Kadri Ozyurt
JFor : Thesis
JAdvisor : Professor Kodres
JPurpose : This program starts the real time clock
»fcy reseting the interrupt hit of the PSW. It then reset









































(C0DE1,C0DE2, VALUE, H) FIXED BIN(15),















































This %include file contains six
PL/I ON condtion bodies. Upon
aised error condition is displayed
transfered to PROMPTUSER with a number
reakpcint has been past. Then the ON
exited with a non-local &otc statement,
the control is transfered to REENTRY
ic debugging tool. This call to REENTRY
ng the course of normal operation with an
























put skip list( 'Error #')
;
/*clear screen*/




/*this call prompts the user with the # of breakpoints past
and asks if the user wants to enter the dynamic debugging
environment*/
call promptuser(codel) ;
if (key='y') ! (key='Y') then goto
else if codel<=127 then doj








on f ixedoverf low
hegin;
put list('~Z');
put skip list( 'Fixedoverflow #');
codel=oncode( )
»
call promptuser (codel )
;
if (key='y') ! (key='Y') then goto errorexit;
else if codel<=127 then do;











if (key='y') ! (key='Y') then goto errorexit;
else if codel<=127 then do;







put skip list( 'Underflow #');
codel=oncode( )
call promptuser(codel )
if (key='y') ! (key='Y') then goto errorexit;
else if codel<=127 then do;









put skip list( 'Zerodivide #');
codel=oncode( )
»
call promptuser (codel )
;
if (key='y') ! (key='Y') then goto
else if codel<=127 then do;





















Name : REENTRY. PLI
December 83
by : M. Kadri Ozyurt
Thesis
Professor Kodres
This routine is the "workhorse" of
the dynamic debugging environment. It calls PUTVARS if
the user wants to see the external variables .Then it
if the user wants to change any variable
until no changes are wanted. It then transfers
the breakpoint the user desires.
calls CHANGEVA







%include ^globals . in]o '
;
%include 'locals. aid ;





put skip list('You will be asked questions about the ',
'control of program flow');
reentryl
:
put skip list('Do you want a listing of all variables ',
'(Y/N)?');
get list(key);
if (key='Y') ! (key='y') then call putvarsO;
put skip list('Do you want to change the value of any ',
'variable(Y/N)?')J
get list (key);
do while ("((key - 'N') ! (key='n')))J
if (key = 'Y') ! (key='y') then do?
put skip list ('Enter the number and the new value ',
' (-32768<=value<=+32,767) of the veriable you want to');











on f ixedoverf low "begin?





get list (codel , value)
;
revert error?
revert f ixedoverf low?
if codel>maxvars then
put list( 'invalid variable number');
else
call changeva(codel , value)
;
/*end if*/
put skip listCDo you want a listing again ,Y/N)?');
get list(key);
if (key='Y')! (key='y') then call putvarsO;








put skip list( 'Which breakpoint do you want to transfer the ',
'control (0 thru 9, foolowed by return)?');
get list(key);
do while ( (rank(key)<48) ! ( rank(key)>57 ) )
;






put skip list( 'Enter the breakpoint you want to stop (0 ',
'thru 9) or any non-numeral character if you do not want to
stop(fol. RET');
get list(key);
if ((rank(key)<48M ( rank (key ) >57 ) ) then do;
put skip list('The program will execute beginning from ',








put skip list('The program will execute between the ',
'breakpts
'




put skip listCls that what you want ( Y/N }? ' );
get list(key);
if (key='N') ! (key='n') then do;
put skip list('Do you want another run(Y/N)?')J
get list (key);




















This routine puts selected
PL/I put edit statement.
external
putvars:proc external;




^include 'glotoals . inp'
;
i=0;









































onds=', seconds , '(
(4)wake ptr=',wak
f=' f t.of ,'(7)targ
nown=' , known, ' (10
',t, '(12)t_prime=
ntproc) (r(f ormatl








_own=' ,vx_own, ' (2
arget , ' (22)vy tar
..rel = ',vx_rel^'(2
und , '(26 )vy_ round
=',vr,'(28)alpha=
',tox)(r(format2))
= ',cx ,' (32 )ay=',
a













error on=', error on)
l(41),a,t(l),col(58),a,to(l));
:');
0) vy_ own=' ,vy_own,











put skip edit('(35)ax_sum=',ax_sum, '(36)bx_sum=' ,bx_sum,
'(37) ex sum=',cx~sum) vr(fcrmlt3) );
put skip edit('(38)ay_sum=',ay_sum, (39)by_sum=' ,by_sum,
'(40)cy sum = ',cx""sum) (r( forma t3) );
put skip edit('(41)x at5=',x at5,'(42)y at5=',y at5
,
'(43)r=',r)(r(?ormat3)); ~
put skip edit('(44)dx dt at5=',dx dt at5,'(45)dy dt_at5=',
dy dt at5,'(46)dr dt at5=',dr dt at5) (r(f ormat3) )
;
put skip(2) listT 'Character values:');
put skip edit('(47)key=',key)(a(8),a(l));
put skip(2)list('Arrays:')J
put skip edit ( ' (48 ) threshold (0 ) = ' .threshold (0 )
,
' (49) threshold ( 1 ) = '
,
threshold (1),' (50) threshold (2 )=', threshold(2)
)
(a,f(5),col(26),a,f(5),col(51),a,f(5));
put skip(2) listCData structures:');
put skip list('shipU):');
put skip edit( '(51)course=',course(l) , '(52)speed=',speed(l)
,
'(53)azimuth=',azimuth(l),'(54)range=',range(l)) (r(f ormat4) )
;
put skip edit('(55)x=',x(l),'(56)y=',y(l),'(57)x aim=',x aim(l),
' (58 )y_aim=',y_aim(l))(r (formats))!
put skip edit ( '(59)count=',count(l) , '(60)number=' ,number(l)




put skip edit( '(63)course=',course(2), '(64)speed = ',speed(2)
'(65)azimuth=',azimuth(2) , '(66)range=', range (2) ) (r(f ormat4) )
put skip edit('(67)x=',x(2),'(68)y=',y(2),'(69)x aim=' ,x_aim(2 )
,
'(70)y aim='.y aim(2) ) (r(f ormat5) )
;
put skip edit( '(71)count = ' ,count(2) , '(72)number=',number(2)
'(73)ptr=',ptr(2),'(74)link_ship=',link_ship(2))
(r(format6))j
put skip list ('Sun:');
put skip edit('(75)az=',az,'(76)alt=',alt,'(77)x_gun=',x_gun,
'(78)y_gun=' ,y_gun) (r (formats) );
put skip list('Vake(ptr(2)):');
put skip edit('(79)x_vake=',x wake(ptr(2 ) ) , '(80)y_vake='
,
y_wake(ptr(2)) f '(81) link vake=' ,link_vake(ptr (2) )
)
(a,f(7,l),col(20),a,f (7 ,1 ) ,col(39) ,a,f (1) )
;
put skip edit ( '(82)dt=' ,dt) (a,f (4,2 }) J
formatl: format (a, f (2) ,col(16) ,a,f (2)
,
col (31) t a ,f (2)
,
col (44) ,a ,f (2) ,col (59)
,
a,f(5));
f ormat2: format (a, f (4,1 ) ,col(19) ,a, f(4,l) ,col(37) ,a,f (4,1) ,col (58 ) ,a ,
f(4,D);
format3:format(a,f (4,1) ,col(24) ,a,f (4,1) ,col(47) ,a,f (4,1) )
forma t4:f ormat(a,f (4,1) ,col(19) ,a,f(4,l) , col (35) ,a,f (4,1) , col (54) ,a,
f (7,1));
forma t5:f ormat(a,f (7,1) f col (19) ,a,f (7,1) , col (35) ,a,f (7,1) , col (54) ,a,
f (7,1));



















This routine changes a selected
specified by the parameter passed
change va :proc(codel , value) external;
del
(codel , value) fixed bin (15);
^include 'const. inp';
^include 'globals.inp';
if codel=l then seconds=binary( value
if codel=2 then minutes=binary( value
if codel=3 then hours=binary Rvalue, 7
if codel=4 then wake_ptr=binary (valu
if ccdel=5 then i=biriary (value, 15 )
;
if codel=6 then t_of=binary( value ,7)
if codel=7 then target=binary(value,
if codel=8 then own=binary (value,7)
;
if codel=9 then knovn=binary
(
value,7
if codel=10 then J=binary( value ,15)
J
if codel=ll then t=binary (value, 7 )
if codel=12 then t_prime=binary(valu
if codel=13 then currentproc=binary(
if codel=14 then f curthevc=binary (va
if codel=15 then engaged=bit (value ,1
if codel=16 then magnif ied=bit (value
if codel=17 then fired=bi t (value ,1)
if codel=18 then erroron=bit (value,
1
if codel=19 then vx_own=decimal( valu
if codel=20 then vy3own=decimal (valu
if codel=21 then vx_target=decimal(
v
if codel=22 then vy_ target=decimal(v
if codel=23 then vx_rel=decimal (valu
if codel=24 then vy_rel=decimal(valu
if codel=25 then vx3round=decimal (va
if codel=26 then vy_round=decimal (va
























if code 1=28 then
if codel=29 then
































































x at5=decimal (value, 7. 2)
y„ at5=decimal (value ,7,2);










threshold (2 ) =value »
c our se( 1 )=de c i ma 1( value, 4,1 )
speed(l)=decimal(value,3,l);
azimuth (l)=decimal( value, 3,0 )
;
range ( 1) =decimal ( value, 5,0);
x(l) -decimal (value, 6,1)
J
y(l)=decimal (value, 6,1)
x_aim( l)=decimal (value, 6,1 )»
y_aim(l)=decimal (value, 6,1 )
;
count (1 )=hinary( value ,7);




c ourse(2 ; =deci ma 1( value ,4,1)
;
speed(2)=decimal(value,3,l )»
azimuth(2)=decimal (value, 3,0 )
range(2)=decimal(value,5,0) ;
x(2)=decimal(value,6,l);





numher(2) =hi nary (value,?)





alt=decimal (value, 4,1 ) ;
x_ gun=de c i ma 1( value, 6,1 );
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if codel=78 then y gun=decimal (value ,6,1 )
;
if codel=79 then x^vake(ptr(2 ) )=decimal (value, 6,1 )
;
if codel=80 then y.,vake(ptr(2) )=decimal ( value, 6, 1)
if codel=61 then link wake(ptr(2) )=Dinary(value,7) ;
































This %include file is one of the ten
files ,BREAKS0 through BREAKS9, that are used
various parts of the programs to he tested.
ey are protected during the normal operation of the
ogram under test with an if statement. Within the if
atement thereis a call to BREAIPTS .
tEAKS(0) :
BREAKPT=0J




















This routine prompts the user that
intended to stop has been reached. Then it
If the user wants to transfer the control over the
debuggig environment. If the answer is positive














put skip list ( '***** breakpoint ', breakpt ,' *****');
put skip list('The execution halted and clock stopped.');
put skip list('Do you want to enter the interactive debugging',
'environment(Y/N)?');
get list(key);










Prog Name : TIMES. AID
Date : December S3
Written by : M. Kadri Ozyurt
For : Thesis
Advisor : Professor Kodres
Purpose : This %include file is inserted to



















kip(2) list ('Do you want to measure the execution',
s of the modules (T/N)?')J
st (key);
le C(key-'Y') ! (key»'y'))J
skip(2) list('Enter the number of iterations you want
'(max 32,767).');
rror begin;














list('Get ready for time check. The modules',
will execute ',h,' times.');
to 4J
put skip(2) list( 'Ready! ! Press any
,




put list (' IDLE. ');
then put listC STATUS. ');




else put listC DISPLAY.');
get list(key);
do j=l to h while (i = l)
do j=l to h while (i=2)
do j=l to h while (i=3)








put skip(2)list( 'The end of the execution .');
put skip(2 )list( 'Enter the time measured in ',
'seconds
on error begin?
put listC*** had entry, try again');
go to times2J
end /*error*/;
on f ixedoverf low "begin;
put list('*** had entry,try again.');
goto times2J









put skin(2) listCThe execution time of the ',
module is' , duration , ' iterations/sec');
end;
end /*do*/J






A SAMPLE SUEROUTINE TESTING
/*
Prog Name : P.PLI
Date : December 83
Written by : M. Kadri Ozyurt
For : Thesis
Advisor : Professor Kodres
Purpose : This program is written to test
individual procedures in an interactive manner. At each
iteration new values are asked. The PL/I ON condition
bodies are used to intercept any inadvertantly wrong
entries. The endless loop can be terminated either C or
~Z from the terminal. In this particular example the
procedure DRAW inside the body of DISPLAY. PLI is tested by






rub char(l ) external,
d fixed bin(7),
draw entry f(0:10)fixed bin( 15) , (0:10 )f ixed bin(15)
,fixed bin(7))J
on error begin;
put skip list('*** bad value, try again');
goto reentry?
end;
on f ixedoverf low begin;

























del (i,j) fixed bin(15);
do i=l to 30000;








































This is the testing version of the
IDLE.PLI under the dynamic debugging module.
correct result from the test had "been taken,
version of the procedure was made simply removing
of code in "between the comment lines. In order













/#*#*##*# gND AID ********/





/at this point the A/D output values are fixed Din(7)
values. The following sequence converts those to fixed
decimal values*/
/****** DEBUG AID ******/
^INCLUDE 'BREAKS l.AID'J








/*#***# DEBUG AID ******/
^INCLUDE 'BREAKS2.AID'?
/#**##** END £JJ) ###*##*#/
/*the following sequence converts A/D values to real time
values "by using appropriate proportionality constants*/
COURSE(OWN) = COURSE(OWN) * Kj
COURSE(KNOWN) = COURSE (KNOWN ) * KJ
AZ = AZ * KJ
IE COURSE(OWN)<0.0 THEN
COURSE(OWN) = COURSE(OWN) + TWO PI J
IE COURSE(KNOWN)<0.0 THEN
COURSE(KNOWN) = COURSE( KNOWN ) + TWO FI J
IE AZ<0.0 THEN
AZ = AZ + TWO_PIJ
IE ALT>90.0 THEN
ALT = 90.0J
/**###* debug AID *#****/
^INCLUDE 'BREAKS3.AID';
/*###*## 2ND AID ##**#***/
SPEED(OWN) = SPEED(OWN)/LJ
SPEED (KNOWN) = SPEED (KNOWN) / LJ
/*ownship speed computations*/
VX OWN = SPEED(OWN) * SIND(COURSE (OWN ) )
;
VT^OWN = SPEED(OWN) * COSD( COURSE (OWN ))
J
/*****# debug AID ******/
%INCLUDE 'BPEAKS4.AID';
/#*#*#*# end AID *#*#**#*/
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/*when not have fired, the following makes the tallistic
computations*/
if " fired then
begin;
t_of = 2.0 * vm * sind(alt) / gj
/****#* DEBUG AID ******/
%INCLUDE 'BREAKS5.AID';
/#**#*## end aid *##*##*#/
VR = VM * COSD(ALT);
R = VR * t.of;
/****#* DEBUG AID *#***#*/
%INCLUDE 'BREAKS6.AID';
/*#**### END AjD ##**#*##/
X_AIM(OWN) = R * SIND(AZ);
YlAIM(OWN) = R * COSD(AZ);
X_GUN = 0.0J
Y_GUN =0.0;
/****** DEBUG AID ******/
^INCLUDE 'BREAKS?.AID'?
/#****** 2ND AID #*****#*/
VX ROUND = VR * SIND(AZ);
VY~ROUND = VR * COSD(AZ);
/****** DEBUG AID ******/
%INCLUDE 'BREAKS8.AID';
/***#*#* 2ND AID *******#/
T = t_of;
END /*IF*/J
/****** DEBUG AID ******/
%INCLUDE 'BREAKS9.AID';
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